Tutorial Guide: Advanced Multi-FPGA Design Flow (ICI-306)
Minimum Subscription Required:
Price with Subscription
Partitioning designs over multiple FPGAs becomes inevitable when exceeding the recommended utilization level of a single FPGA. Manual partitioning is a time-consuming and burdensome task. Tools and design methodologies allowing partition-driven synthesis directly from register transfer level (RTL) source code to build system on chip (SoC) prototypes have become increasingly important to accelerate partitioning and optimization of designs spanning multiple FPGAs without requiring changes to the RTL source code.
This guided tutorial uses a simple design to walk you through a complete multi-FPGA prototyping design flow.
Licensing Requirements or Restrictions
All CMC Microsystem account holders with a Professor Research Subscription are authorized to access this application note. For more information, contact our Licensing Administrator at firstname.lastname@example.org or 613-530-4787.
If your research benefits from products and services provided by CMC Microsystems, please acknowledge this support in any
publications about your work. For more information, please visit