Tutorial Guide: Reference Design Targeting ML605 – High-Level Synthesis Using Vivado HLS (ICI-314)
Minimum Subscription Required:
Price with Subscription
This guided tutorial walks you through a complete embedded system design flow. The starting point of the design flow is to use Vivado High-Level Synthesis (HLS) for the validation and synthesis of a DSP algorithm written in C. The resulting RTL IP is then exported to Xilinx Platform Studio (XPS) where it is integrated in a complete Microblaze processor based embedded system. Finally, the hardware is exported to the Software Development Kit (SDK) for software development and verification in the target hardware.
Licensing Requirements or Restrictions
All CMC Microsystem account holders with a Professor Research Subscription are authorized to access this application note. For more information, contact our Licensing Administrator at firstname.lastname@example.org or 613-530-4787.
If your research benefits from products and services provided by CMC Microsystems, please acknowledge this support in any
publications about your work. For more information, please visit