|
Application Note: Simulating Si-photonic Waveguide Tapers for Edge Coupling Using RSoft BeamPROP
|
This application note describes a method for the simulation of tapered optical waveguide structures that are to be used as edge couplers for silicon photonic (Si-P) devices.
|
|
Application Note: Designing a Multiple Source/Detector Array for Image Capture on a Curved, Uneven Surface Using SolidWorks and OpticStudio 14
|
This application note demonstrates the use of SolidWorks, a 3D modeler program, and OpticStudio 14, a ray-tracing optical design program, for optimizing an optical fiber array targetting a curved, uneven surface.
|
|
Application Note: Automatic Routing Code for dw-2000
|
An automatic routing algorithm to place and align waveguide sections to connect one photonic device to another
|
|
Application Note: Fully Automatic Partitioning Code for dw-2000
|
This application note describes fully automatic partitioning code for the Design Rule Checking (DRC) verification phase in the dw-2000 software.
|
|
Application Note: Implementing Dynamic Layer Definitions in a Technology Package for Design Workshop dw-2000
|
This application note describes how to create technology packages for dw-2000 to set up custom layer definitions.
|
|
Application Note: Implementing a Customizable Design Rule Checker in a Technology Package for Design Workshop dw-2000
|
A flexible and easily maintainable implementation of a DRC in Design Workshop dw-2000 used in the design of photonic waveguides
|
|
Application Note: Implementing an Efficient DRC Code for Use with Design Workshop dw-2000
|
Description of an efficient design rule checking (DRC) code for the verification of planar lightwave circuits, for use with Design Workshop dw-2000
|
|
Application Note: Implementing a Hierarchy-Aware Design Automation Code for Use with Design Workshop dw-2000
|
Description of writing a script for design automation of structures in planar lightwave circuits for use with Design Workshop dw-2000
|
|
Application Note: Design Considerations for Developing an Optoelectronic Chip Carrier
|
Design and fabrication considerations for optoelectronic chip carriers
|
|
Application Note: Guidelines to Design and Assemble High-Speed RF Substrates
|
Guidelines of the design flow, manufacture, and test of a high-speed radio frequency (RF) substrate that is intended for operation above 5 GHz
|