Application Note: The Design, Inter-processor Communication and Synchronization of a MicroBlaze Multicore SoC

Application Note: The Design, Inter-processor Communication and Synchronization of a MicroBlaze Multicore SoC
Minimum Subscription Required:
Research
Price for Canadian Academics
$0.00

How to access this item?

Contact Us

Need help? Any feedback?

Please email us at: docs@cmc.ca.

Description

Prepared by Reza Ameli and Carl Poirier, graduate students, Université Laval; in co-operation with CMC Microsystems.

This application note describes the process for creating a dual-processor FPGA-based System-on-Chip (SoC) using two MicroBlaze processors in a Virtex 6 FPGA on the ML605 evaluation kit.

Upon finishing this process, the user can create a system with multiple MicroBlaze processors, synchronize their accesses to shared resources, and allow them to communicate with each other using the Mailbox IP core.

Using Xilinx EDK version 14.6, user completes various parts of a project that eventually becomes a complete dual-core system. This application note contains both graphical illustrations and comments on some subtle settings of the Xilinx EDK toolset.

Licensing Requirements or Restrictions

All CMC Microsystem account holders with a Professor Research Subscription are authorized to access this application note. For more information, contact our Licensing Administrator at licensing@cmc.ca or 613-530-4787.


Acknowledging CMC

If your research benefits from products and services provided by CMC Microsystems, please acknowledge this support in any publications about your work. For more information, please visit Acknowledge CMC.