Design Library: ARM Digital Standard Cell and IO Libraries for TSMC 0.18 µm CMOS

Design Library: ARM Digital Standard Cell and IO Libraries for TSMC 0.18 µm CMOS
Minimum Subscription Required:
Research
Price for Canadian Academics
$0.00

How to access this item?

Description

ARM (formerly Artisan) Standard Cell and Digital IO Libraries for TSMC 0.18µm CMOS CM018 1.8V/3.3V process: ARM Components are among the most-used libraries in industry. Their architecture produces small cell layouts by reducing cell size and improving place-and-route tool efficiency. ARM's standard cell libraries produce circuit layouts that are extremely dense, while providing improved performance and power parametrics.

The ARM cell library for the TSMC 0.18µm CMOS process includes Verilog/VHDL gate-level simulation models for both standard cells and I/O cells. Although these cells may only be used in black-box mode, designers can see extracted views and conduct simulations based on these views.

Licensing Requirements or Restrictions

All CMC Subscribers are authorized to access this technology. Contact the Licensing Administrator at licensing@cmc.ca or 613-530-4787 for more information.


Acknowledging CMC

If your research benefits from products and services provided by CMC Microsystems, please acknowledge this support in any publications about your work. For more information, please visit Acknowledge CMC.